- Dec 01, 2023
-
-
Add the camcc clock driver for x1e80100 Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Zonda ole pll has as extra PLL_OFF_CONFIG_CTL_U2 register, hence add support for it. Signed-off-by:
Abel Vesa <abel.vesa@linaro.org> Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com>
-
Abel Vesa authored
The TCSR clock controller found on X1E80100 provides refclks for PCIE, USB and UFS. Add clock driver for it. Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Add Graphics Clock Controller (GPUCC) support for X1E80100 platform. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Add the dispcc clock driver for x1e80100. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Add bindings documentation for the X1E80100 Camera Clock Controller. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Add bindings documentation for the X1E80100 Graphics Clock Controller. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Add bindings documentation for the X1E80100 Display Clock Controller. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Abel Vesa authored
Add bindings documentation for the X1E80100 TCSR Clock Controller. Co-developed-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Abel Vesa authored
Add all missing nodes for the X1E80100 CRD reference device. Co-developed-by:
Sibi Sankar <quic_sibis@quicinc.com> Co-developed-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
- Nov 29, 2023
-
-
Add the necessary dt nodes for gpu support in X1E80100. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Abel Vesa authored
Add all missing nodes which describes entire X1E80100 platform. Co-developed-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Abel Vesa authored
Add nodes for SMB2360 in separate dtsi file. Also add the eUSB2 repeater nodes. Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Enable GCC, Pinctrl and Interconnect configs for Qualcomm's X1E80100 SoC which is required to boot X1E80100 QCP/CRD boards to a console shell. The configs are required to be marked as builtin and not modules due to the console driver dependencies. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Co-developed-by:
Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Reviewed-by:
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
-
Add basic support for X1E80100 CRD board dts, which allows it to boot to a shell. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Reviewed-by:
Konrad Dybcio <konrad.dybcio@linaro.org> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Add base dtsi and QCP board (Qualcomm Compute Platform) dts file for X1E80100 SoC, describing the CPUs, GCC and RPMHCC clock controllers, geni UART, interrupt controller, TLMM, reserved memory, interconnects, SMMU and LLCC nodes. Co-developed-by:
Abel Vesa <abel.vesa@linaro.org> Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Co-developed-by:
Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Document the X1E80100 SoC binding and also the boards using it. Also document the new board id qcp (Qualcomm Compute Platform). Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Co-developed-by:
Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Reviewed-by:
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
-
These are the CPU cores in Qualcomm's X1E80100 SoC. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com>
-
Document scm compatible for X1E80100 SoCs. Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Reviewed-by:
Guru Das Srinagesh <quic_gurus@quicinc.com> Reviewed-by:
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
-
Add the SoC specific compatible for X1E80100 implementing arm,mmu-500. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Co-developed-by:
Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Reviewed-by:
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
-
Add LLCC configuration data for X1E80100 SoC. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Co-developed-by:
Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Reviewed-by:
Bryan O'Donoghue <bryan.odonoghue@linaro.org>
-
Add the compatible for X1E80100 platforms. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Co-developed-by:
Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Reviewed-by:
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
-
Adds the RPMH clocks present in X1E80100 SoC Co-developed-by:
Neil Armstrong <neil.armstrong@linaro.org> Signed-off-by:
Neil Armstrong <neil.armstrong@linaro.org> Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Co-developed-by:
Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Reviewed-by:
Bryan O'Donoghue <bryan.odonoghue@linaro.org> Reviewed-by:
Konrad Dybcio <konrad.dybcio@linaro.org>
-
Add bindings and update documentation for clock rpmh driver on X1E80100 SoCs. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Co-developed-by:
Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Reviewed-by:
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
-
Add support for the global clock controller found on X1E80100 based devices. Co-developed-by:
Abel Vesa <abel.vesa@linaro.org> Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Co-developed-by:
Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Reviewed-by:
Bryan O'Donoghue <bryan.odonoghue@linaro.org> Reviewed-by:
Konrad Dybcio <konrad.dybcio@linaro.org> Signed-off-by:
Abel Vesa <abel.vesa@linaro.org>
-
Add device tree bindings for global clock controller on X1E80100 SoCs. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Co-developed-by:
Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Reviewed-by:
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
-
Stephen Rothwell authored
Signed-off-by:
Stephen Rothwell <sfr@canb.auug.org.au>
-
-
-
-
git://git.kernel.org/pub/scm/linux/kernel/git/vbabka/slab.gitStephen Rothwell authored
# Conflicts: # mm/kasan/quarantine.c
-
-
-
-
Stephen Rothwell authored
Merge branch 'for-next' of git://git.kernel.org/pub/scm/linux/kernel/git/ebiederm/user-namespace.git
-
Stephen Rothwell authored
Merge branch 'for-next' of git://git.kernel.org/pub/scm/linux/kernel/git/thierry.reding/linux-pwm.git
-