Skip to content
Snippets Groups Projects
Unverified Commit bdd1b2ab authored by gnl21's avatar gnl21 Committed by GitHub
Browse files

Reserve an FPFastMathMode bit (#401)

parent c4a13e77
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
include/spirv/spir-v.xml
+ 2
− 1
View file @ bdd1b2ab
......@@ -248,7 +248,8 @@
<!-- Reserved FP fast math mode bits -->
<ids type="FPFastMathMode" start="0" end="15" vendor="Khronos" comment="Reserved FPFastMathMode bits, not available to vendors - see the SPIR-V Specification"/>
<ids type="FPFastMathMode" start="16" end="17" vendor="Intel" comment="Contact michael.kinsner@intel.com"/>
<ids type="FPFastMathMode" start="18" end="31" comment="Unreserved bits reservable for use by vendors"/>
<ids type="FPFastMathMode" start="18" end="18" comment="Reserved FPFastMathMode bit, not available to vendors"/>
<ids type="FPFastMathMode" start="19" end="31" comment="Unreserved bits reservable for use by vendors"/>
<!-- SECTION: SPIR-V Memory Operand Bit Reservations -->
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment